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ABSTRACT

The work presents a novel voltage biasing design that helps the CMOS RF
circuits resilient to variability and reliability. The biasing scheme provides resilience
through the threshold voltage (VT) adjustment, and at the mean time it does not degrade
the PA performance. Analytical equations are established for sensitivity of the resilient
biasing under various scenarios. Power Amplifier (PA) and Low Noise Amplifier (LNA)
are investigated case by case through modeling and experiment. PTM 65nm technology
is adopted in modeling the transistors within these RF blocks. A traditional class-AB PA
with resilient design is compared the same PA without such design in PTM 65nm
technology. Analytical equations are established for sensitivity of the resilient biasing
under various scenarios. A traditional class-AB PA with resilient design is compared the
same PA without such design in PTM 65nm technology. The results show that the
biasing design helps improve the robustness of the PA in terms of linear gain, P1dB, Psat,
and power added efficiency (PAE). Except for post-fabrication calibration capability, the
design reduces the majority performance sensitivity of PA by 50% when subjected to
threshold voltage (VT) shift and 25% to electron mobility (μn) degradation. The impact of
degradation mismatches is also investigated. It is observed that the accelerated aging of
MOS transistor in the biasing circuit will further reduce the sensitivity of PA.
In the study of LNA, a 24 GHz narrow band cascade LNA with adaptive biasing
scheme under various aging rate is compared to LNA without such biasing scheme. The
modeling and simulation results show that the adaptive substrate biasing reduces the
sensitivity of noise figure and minimum noise figure subject to process variation and
iii

device aging such as threshold voltage shift and electron mobility degradation.
Simulation of different aging rate also shows that the sensitivity of LNA is further
reduced with the accelerated aging of the biasing circuit.
Thus, for majority RF transceiver circuits, the adaptive body biasing scheme
provides overall performance resilience to the device reliability induced degradation.
Also the tuning ability designed in RF PA and LNA provides the circuit post-process
calibration capability.
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CHAPTER ONE: INTRODUCTION

1.1 Motivation
The continuous scaling down of semiconductor device length to the nanometer
regime results in yield and reliability challenges [1-3]. Smaller feature size makes the
metal–oxide–semiconductor field-effect transistor (MOSFET) more sensitive to the
process variations and stress-induced degradation, which also leads to the fluctuation and
degradation of relevant circuits especially for those operating in the radio frequency (RF)
range [4-8].
The circuit designer needs larger design margin to insure circuit robustness
against issues such as yield and reliability. This leads to many efforts in developing
design for reliability techniques [9-11]. The fabrication process variability and long-term
reliability resilience design may reduce over-design while increasing yield and circuit
robustness. The resilient biasing technique aims to design reliable circuits that are
capable of post-process adjustment and insensitive to the transistor parameter degradation
over long-term stress effect.
Class-AB Power Amplifier (PA) and Low Noise Amplifier (LNA) are the major
RF blocks in RF transceivers. Under the high operation frequency, the performance such
as power gain, PAE and noise figure (NF) are subjected to degradation due to the device
fabrication fluctuation and long term stress induced transistor parameter degradation.
Thus how much improvement does the upgraded biasing schematic provide to these RF
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blocks is a major focus in this research work. Comparison is made between these RFICs
with and without such design scheme. Analytic modeling is provided as the theoretic
basis in case by case study. Analysis from small signal point of view is also proposed,
such as performance parameters of LNA. Combined all the modeling analysis, clear
observations are made for the resilient body biasing and its impact on the major RF
circuits.

1.2 Research Goals
The research work focus on solving the following issues:
1. Variability and reliability characteristics of MOSFET transistors
2. Novel adaptive body resilient biasing design schematic
3. The resilient biasing design analytical modeling
4. Small signal modeling and analysis of RF circuits
5. The performance improvement of the resilient biasing on RF class-AB PA and
narrow band LNA
6. The impact of device degradation mismatches on the performance sensitivity
of the circuits
7. RFIC performance comparison under Predictive Technology Model (PTM)
65-nm technology [12]

2

1.3 Outlines
In brief, chapter 2 presents the device fluctuation modeling and reliability issues
under submicron technology. A novel adaptive body biasing design schematic is
proposed in chapter 3. The tunable body biasing scheme aims to provide RFICs
performance resilient to device reliability degradation and capable of post fabrication
calibration. Chapter 4 analysis such design on PA and compare the performance
advancement in PTM 65 nm technology. The narrow-band LNA resilient structure is
analyzed in chapter 5. Chapter 6 arrives the conclusion.

3

CHAPTER TWO: DEVICE FLUCTUATION MODELING AND
RELIABILITY ISSUES

2.1 nMOSFET Fluctuation
With the continuous scaling down of feature length, the semiconductor device
tends to be more sensitive to process parameters such as random doping effects.

2.1.1 nMOSFET Structure
A basic n-channel MOSFET (nMOSFET) transistor cross-section view is shown
in figure 2.1. For CMOS RF applications, nMOSFET are the major device used as
reported by several recent researches [13-17]. Also for the research in this work, CMOS
nMOSFET is utilized for the construction of different RF circuit blocks.

Figure 2. 1. Si nMOSFET cross section view
4

As predicted by Moore’s Law, more and more number of transistors is integrated
in one processor. The transistor size will keep shrinking as the smaller device fabricated
in lab shown in figure 2.2. The continuous shrinking of device size to the nanometer
regime results in fluctuation and reliability challenges. Smaller feature size makes the
nMOSFET more sensitive to the process variations. When the process variations are
mentioned in this work, it mainly refers to the doping profile fluctuation within a
semiconductor device during the fabrication process. Beyond the scope of this work, it
may also refer to the fluctuation of gate insulation dielectric thickness and other
important process variations.
To clarify the device fluctuation, a 22 nm gate length NMOS transistor is built as
an example compared to a standard 65 nm NMOS device. The doping profile of the 22
nm NMOS transistor cross section is selected to be state-of-art as presented in figure 2.3.
The bulk Si doped with acceptor concentration of 8×1018 cm-3 and the drain/source
region is doped with donor concentration of 2×1020 cm-3. To be comparable with stateof-art CMOS technology, typical LDD structure is also included in the device. For 22 nm
device, the oxide thickness is selected to be 1.2 nm, while 1.85 nm oxide thickness is
picked for 65 nm device.
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Figure 2. 2. Smaller nMOSFET fabricated in labs

Figure 2. 3. Doping profile of a 22 nm nMOSFET cross section
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2.1.3 Random Doping Fluctutation
The threshold voltage (VT) mismatch is the major RF circuit performance
indicator of CMOS technology. Random doping fluctuation [18] is one of the important
process fluctuation sources. As a rough approximation, the contribution of VT fluctuation
due to random doping profile is modeled [19] as:

σ

2
Vt , doping

2q 2 t ox2
=
2
WLε ox

WD

∫N
0

A

( x)(1 −

x 2
) dx
WD

(2.1)

Note that the dimension dependence of the device deviation to the doping
fluctuation. With shrinking trend of gate length L, the deviation of VT is expected to be
larger. The design could be endangered.
A computational effective device simulator [20] is adopted in the study of random
doping induced fluctuation in the model parameters of MOSFETs. It is assumed that the
fluctuation of some parameters of the device can be calculated from the sensitivity
function of the parameter. To study a single MOSFET device, the most important
parameters are terminal currents and threshold voltages.
From mixed mode simulation, figure 2.4 shows the drain current fluctuation due
to random doping effect. The error bar along the current curve represents the standard
deviation of the drain current under that bias point. With a 10 μm width LDD nMOSFET,
the fluctuation of drain current increases from increased drain-source voltage swing. Gate
bias is selected to be 0.7 V, while the drain voltage is swept from 0 V to 0.5 V.
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Figure 2.5 and 2.6 shows the 2-D distribution of sensitivity function of the
MOSFET due to donor and acceptor, respectively. For donor dopant fluctuation, one
donor at the peak sensitive position can cause VT to change -0.005 V. For acceptor at the
peak sensitive region, it will cause Vth to rise about 0.0045 V. Different dopant type and
location can cause different effects on the VT of the device.
Due to the random doping fluctuation, the standard deviation of VT of the 22 nm
device is computed to be 0.031 V. While compared to the 0.022 V deviation of the 65 nm
device, the trend of more sensitivity for shrinking device is observed. So it can be
foreseen that the device intrinsic fluctuation becomes more important factor affecting the
circuit performance as long as the channel length keeps scaling down.

Figure 2. 4. nMOSFET drain current fluctuation
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Figure 2. 5. Sensitivity function distribution of VT Vs Nd

Figure 2. 6. Sensitivity function distribution of VT Vs Na

2.2 nMOSFET Reliability
The in field degradation of the MOS transistor can be caused by many reliability
mechanisms, which includes channel hot electrons (CHE), time-dependent dielectric
breakdown (TDDB), and biased temperature instability (BTI). These problems cause the

9

device model parameters shifting such as VT and mobility degradation. A brief
background discussion is described in the follows.

2.2.1 Channel Hot Carriers Injection
Hot carriers refer to both carriers and electrons in the high electric field region in
a semiconductor device. Hot electrons injection is the phenomenon in MOSFET devices
where an electron gains sufficient kinetic energy to overcome a potential barrier
necessary to break an interface state [21]. The so called hot electron effect occurs when
unwanted electrons are trapped in the dielectric interface, which will cause unexpected
device degradation and instability.
There are several common bias situations that the hot carriers are triggered: 1.
drain avalanched hot electron; 2. channel hot electron; 3. substrate-gate hot electron; 4.
substrate hot electron. As shown in figure 2.7 (a), the drain avalanched hot electron
happens when the drain bias is much higher than gate bias. Thus a much intense electric
field exists within the near gate-drain region. The accelerated channel carriers will have
the chance of colliding with Si atom, which will lead to free electron-hoe pair. This is the
familiar impact ionization process. The electron near the drain end will get enough
kinetic energy from high electric field to surpass the gate dielectric barrier. Some electron
will be trapped in the dielectric during the trespass process. The accumulation of such
trapped ion will lead to degradation of device performance. These defects then lead to VT
shifts and transconductance degradation of MOS devices. The maximum CHE for deep
submicrometer device occurs when the gate-source voltage equal to the drain source
voltage [22]. It is also found that CHE generation rate is reduced at AC condition [23].
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For the figure 2.7 (b), both the drain and gate voltage is high enough. The impact
ionization is triggered in the high electric field drain region for short channel MOS
transistor, where channel hot electrons (CHE) are injected into gate oxide [24]. These
electrons can be injected into normally forbidden regions of the device, as the gate
dielectric. Substrate carriers may be driven to the gate dielectric channel interface when
the magnitude of substrate bias is substantially large, as shown in figure 2.7(c). They are
so called substrate hot electrons. Combined with gate-drain bias shown in figure 2.7(d),
secondary generated hot electrons occurs in the drain side. They are generated by the hot
carriers generated by previous impact ionization process. These secondary hot electrons
may get enough kinetic energy to cross the oxide barrier, during which they may be
trapped and form oxide defects. All these defects will lead to the degradation of the
device. There are several device design aspects preventing or reduce the hot electron
effects: 1) lightly doped drain to reduce the E-field near the drain; 2) insertion of buried P
layer; 3) increased channel length, etc.

(a)

(b)
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(c)

(d)

Figure 2. 7. Hot electron injection into dielectric causing a gate current, interface and gate oxide
degradation: (a) drain avalanched hot carrier; (b) CHE effect; (c) substrate hot electron injection;
(d) substrate-gate hot electron.

2.2.2 Dielectric Breakdown
Dielectric breakdown refers to the malfunction of dielectric due to certain electric
or other damage. There are commonly three types of oxide breakdown for a MOSFET: a)
electrical over stress (EOS) and electro-static discharge (ESD) induced dielectric
breakdown; b) early life-time breakdown; c) time-dependent dielectric breakdown
(TDDB).
The first class of breakdown involves large voltage/current or charge accumulated
that is way over the limitation of the device. The proper operation of MOS transistors
relies on the insulating properties of the dielectric layer. Each dielectric material has a
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maximum electric field it can intrinsically sustain (dielectric strength). Applying a higher
field leads to breakdown which destroys the insulating properties and allows current to
flow. So the breakdown will happen in very short time due to these over stressed voltage,
current, and charge.
The later two types of oxide breakdown have similarity. They happen with the
normal operation of the device when ‘wear out’ of oxide take effect. At lower electric
fields the insulator can wear-out after some time and finally break down completely. This
time-dependent dielectric breakdown (TDDB) is a very important reliability aspect for
MOS structures. The ultrathin gate oxide will experience the soft breakdown (SBD) [25].
The SBD will lead to the increased gate leakage current and noise, the resulted circuit
including ring oscillator may deviate from its specification [26, 27]. The SBD will also
degrade the VT and mobility as observed by the current-voltage characteristics reported
by C. Yu [28].
Several models have been proposed to characterize TDDB in order to explain the
mechanisms involved in dielectric degradation, which are Anode Hole Injection Model
[29, 30], Electron Trap Generation Model [31-34], and Percolation Model [35, 36].
Figure 2.8 illustrates the Percolation Model for TDDB, where the red shows the
conduction path during breakdown. Mainly there is weak pot within the dielectric which
comes from the uneven or poor dielectric growth process. These defects or weak pots
may be caused by: a) sodium ions; b) contaminations; c) crystalline Si defects. TDDB
may be disaggregated by extreme conditions such as high E-field and temperature [37].
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Figure 2. 8. Illustration of Percolation Model

Research [38, 39] shows that TDDB is composed of several stages especially for
ultra-thin dielectric: build-up stage, run away stage, partial breakdown and complete
breakdown stage. The latter two stages are proposed for ultra-thin dielectric, where the
conventional TDDB model ignores the time from partial breakdown to complete
breakdown. During the build-up stage, the charges are accumulated in the oxide as
trapped charge. With the accumulation of trapped charges, higher E-field are formed until
the run away stage comes. When the charge defects form the field exceed the dielectric
breakdown limit in some weak pots, the device reaches the run away stage. Large current
flows through certain paths, which will be heated up. The heat will also lead to larger
current, thus a positive feed back loop is formed. Finally both electric and thermal run
away will happen simultaneously, damage the device in a very short time.

2.2.3 Bias Temperature Instability
Bias temperature instability (BTI) is a degradation phenomenon affecting mainly
MOS field effect transistors. The highest impact is observed in p-channel MOSFETs
14

which are stressed with negative gate voltages at elevated temperatures. Electrochemical
reactions at the oxide interface take place [40]:

Si-H+O3 -Si-O-Si+h + ↔ Si+O3 -Si-OH + -Si

(2.1)

The released hydrogen from Si-H bond by holes will have the chance of being
trapped at the oxide interface. The positive oxide charges will then be formed. Research
shows that the interface OH group bonded to Si dioxide bond will leave one trivalent Si
at oxide side and one at Si side, which corresponds to the fixed positive charge (Nf) and
the interface trap (Nit). NBTI stress will let Nf and Nit shift, which lead to the device
performance degradation.
The stress conditions for this negative bias temperature instability (NBTI)
typically lie below 6MV/cm for the gate oxide electric field and temperatures ranging
between 100-300°C. Higher electric fields can cause additional degradation due to hot
carriers and should be avoided for the evaluation of NBTI. Both the mechanisms of NBTI
and PBTI are studied in [41, 46-50]. [42] reported VT shift by NBTI with the reactiondiffusion model and the mobility reduction described in [43]. KT. Lee [44] compared
PBTI and CHE effects on nMOSFET high-k/metal-gate dielectrics and shows PBTI
associated CHE will worsen the performance further. Huard et al [45] presents the effect
of BTI on pMOSFET and nMOSFET under positive and negative voltage stress as shown
in figure 2.9.
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Figure 2. 9. The effect of BTI for p- and n-channel MOSFET with negative and positive voltage
stress [45]

2.3 Stress Induced Degradation

2.3.1 nMOSFET BSIM Model
In this thesis, nMOSFET will be expressed in BSIM model card format. BSIM is
CMOS technology industry standard model adopted by world semiconductor foundry.
The BSIM family is a physical based, accurate, scalable, and predictive MOSFET SPICE
model for circuit simulation. It is developed by Research Group in the Department of
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Electrical Engineering and Computer Sciences (EECS) at the University of California,
Berkeley.
BSIM4 is most updated version of its model family. The PTM model extracted
parameters are also expressed in BSIM4 format, which will predict the most accurate
performance of today’s sub-nanometer device especially in radio frequency operation.

2.3.2 Stress Impacts on Device and Circuits
Major reliability degradation mechanisms are introduced in previous contents.
Considered different stress conditions, the impact of reliability induced degradations on
the MOSFET transistor and relevant RF circuits have been studied in recent works [5157]. The square wave voltage stress on the MOSFET gate and drain may degrade the
device more than the static DC stress [51, 52]. Increased stress frequency will speed up
the wear out progress and shorten the device life time [53-55]. But at extremely high
frequency range, the device does not suffer too much from the stress induced degradation
as it did in low frequency [56, 57].
The device model such as BSIM4 model parameter shifts due to the stress
induced reliability degradation has been studied [58-60]. A comparison for threshold
voltage and mobility shift of fresh and NBTI stressed device is illustrated in figure 2.10.
The major factors affecting the device degradations are known to be: insulator trapped
charge and interface states generation [61, 62].
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(a)
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(b)
Figure 2. 10 . (a) Threshold voltage degradation versus time; (b) Mobility degradation versus time;
with the stresses performed at 400 K.

The circuit level performance degradation after stress is examined for digital,
analog, and RF [63-73]. An observation for digital circuits is the gate stress induced
increased gate leakage current which reduces the noise margin of 6-T cell SRAM [63].
For power amplifier, the power efficiency will decrease after the stress [64]. RF
transceiver circuits performance parameters such as power added efficiency, noise factor
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or noise figure, small signal gain, power gain, input third order inter-modulation point,
oscillation frequency and phase noise are degraded after various stress including hot
electron and NBTI [65-68]. For example, [69] reports increased phase noise of a voltage
controlled oscillator after the stress.
In recent years, some design modifications are introduced into the design of
digital and analog circuits to get certain margin for reliability [70-72]. A processor taking
into account NBTI effect is proposed [73] and an NBTI aware synthesis method is
designed for digital circuits’ gate delays [74]. But there are still little efforts working
towards the circuits in RF domain for such design margins. The influence of hot electron
stress on the digital circuits will not affect a lot of its key function. The affected delays
may still locate in acceptable range and will not affect the normal operation of the
module. Compared to digital and analog circuits, RF circuits are more sensitive to such
hot electron stress and NBTI induced device degradation. Especially when the operation
frequency is very high, the performances of RF transceivers are very likely to be
degraded in certain amount. The impact of reliability is considered as major threaten to
the functional robustness of such circuits.

2.4 Chapter Outline
After a brief discussion about main strain silicon transistor and industry trend as
predicted by Moore’s Law, the random doping fluctuation is introduced as one factor of
process fluctuation in state-of-art technology. Then MOSFET reliability degradation due
to the long time electric and thermal stress is described by three main categories. All
these phenomenons bring the degradation of today’s transistor, which will be applied in
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the main-strain analog and RF integrated circuits. Thus the circuit performance will
deviate from the expectation under the design specification. The content in this section
provides the insight of the need to build the novel design targeted for the degradation
resilient purpose in this work.
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CHAPTER THREE: RF DESIGN FOR VARIABILITY AND
RELIABILITY

3.1 RF Design for Reliability
Recently, many papers on reliability and variability for analog, digital, and mixed
circuits have been published [75-81]. Chen and Gielen [75] used postfabrication
calibration to static errors in the design of a 14-bit current steering digital-to-analog
converter. The postfabrication calibration technique dynamically rearranges the switching
sequence of most-significant bit current sources to cancel random errors. The runtime
monitoring and countermeasures to compensate for reliability errors is presented by
Dierickx et al. [76] and Pananikolaou [77] as shown in figure 3.1. The idea is to
continuously monitor the operation of a system or circuit and take runtime
countermeasures to compensate for variability and reliability errors. Several groups
proposed NBTI-aware techniques [78-80] for various chip design applications, which
make PMOS transistors sustaining sever stress condition.

Figure 3. 1. General architecture of a knobs and monitor based system.
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A recent novel DFR specific for RF circuits is suggested in 2008 by using
adaptive gate biasing scheme [81]. The gate biasing schematic is presented in figure. As a
brief explanation quote in [81] by examining the circuit in Fig. 3.2, one could keep the
relative VGS–VT stable to maintain a constant drain current for the MOS transistor M1.
The reason why the variation of the threshold voltage does not affect the drain current of
M1 is explained as follows. The gate bias of the transistor M1 is set by the input biasing
circuit M0 and R0. When the long-term voltage stress simultaneously increases the
threshold voltages of the transistors M1 and M0 due to their identical biasing (stress)
conditions, the drain current of M0 decreases. Consequently, the ohmic loss from the
resistor R0 reduces, and the gate bias of M1increases. The design is applied to a class-AB
RF PA with source impedance as shown in figure 3.3. The result shows that PAE of the
modified PA is robust against VT and mobility degradation as verified in figure 3.4.

Figure 3. 2. Schematic of adaptive gate-source biasing.

23

Figure 3. 3. Modified class-AB RF power amplifier with source impedance.

(a)
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(b)

Figure 3. 4. Normalized power efficiency versus normalized (a) threshold voltage shift and (b)
mobility variation.

There is improvement in the modified RF PA structure as reported in [81], but
such method involves the redesign of the original RF circuits. The redesign effort is one
major drawback, which may deviate the original RF circuit from its expected
specification. Also the gate-source biasing may not be applied to other RF circuits
besides PA. Such biasing changes the S11 of the original circuits. Even it is revised by
introducing extra matching network, some unpredictable cons may follow such as
increased power consumption and risky unstable feedback path.
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3.2 Novel Variability and Reliability Resilient Design Analysis
Compared with method in [81], the biasing scheme proposed in this work has the
benefit of immediate fit into the RF circuits without redesign of the original schematic
and component value. The adaptive body biasing design reduces the sensitivity of low
noise amplifier (LNA) to the MOS transistor parameters degradation.
Figure 3.5 shows a simplified variability and reliability resilient biasing design,
which introduces tunable adaptive body biasing.

Figure 3. 5. Tunable adaptive body biasing

The right branch of the circuit in Fig. 3.5 controls the body potential of the
MOSFET M1. Thus, the threshold voltage of M1 can be adjusted by the body bias. The
voltage source Vtune is used for post fabrication calibration. During the long term usage,
both M1 and M2 are subject to similar reliability induced threshold voltage and electron
mobility shifts. When the VT of M2 increases, the branch current IR1 will decrease. The
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reduction in the branch current leads to an increase in the node voltage VB. Therefore, the
VT of M1 will decrease due to combined reliability degradation and body effect. Similar
mechanism applies to electron mobility degradation on both transistors. The drain current
of M1 is thus more stable because of resilient biasing design scheme.

3.2.1 Threshold Voltage Degradation
In this section, the VT shift of ‘M1’ due to the degradation of both ‘M1’ and ‘M2’
is analyzed. A simple MOSFET drain current model [82] is used in the derivation of
circuit behavior. Vtune is assumed to be constant and is smaller than the supply voltage
VDD. The KCL to solve for VB is given as

β'
I R1 ≈ (VB − Vtune − VT' )2
2

(3.1)

I R1R1 + VB = VDD

(3.2)

where β ' = unCoxW / L is MOSFET structure dimension and material related coefficient
for M2. VT' is the threshold voltage of M2.
From (3.1) and (3.2), node voltage VB is determined.

β ' R1
(VB − Vtune − VT' )2 + VB = VDD
2

(3.3)

From (3.3) one obtains

VB = Vtune + V +
'
T

2 β ' R1(VDD − Vtune − VT' ) + 1 − 1
β ' R1
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(3.4)

Using (3.4) the δVT’ variation yields the body voltage fluctuation as follows:

δ VB ≈

∂VB
δ VT'
'
∂VT

= (1 +

−2 β ' R1
2 β ' R1 2 β ' R1(VDD − Vtune − VT' ) + 1

= δV −
'
T

)δ VT'

(3.5)

δ VT'
2 β ' R1(VDD − Vtune − VT' ) + 1

Due to the body effect, the VT of M1 can be described by the following
expression

VT = VT 0 + γ ( 2φFP − VB − 2φFP )
⇒

ΔVT ≈

∂VT
∂V
ΔVT 0 + T ΔVB
∂VT 0
∂VB

= ΔVT 0 +

−γ
2 2φFP − VB

(3.6)

ΔVB

where γ is the body effect coefficient of M1 ( = 2qε si N sub / Cox ), φFP represents the Fermi
potential ( = (kT / q) ln( N sub / ni ) ), and N sub is the p-substrate concentration.
The VT shift of M1 due to degradation of both M1 and M2 is thus modeled by the
fluctuation of VT 0 and V B :

δ VT = δ VT 0 −

γ ⋅ δ VB
2 2φFP − VB

Combining (3.4) and (3.7) yields the VT variation.
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(3.7)

δ VT = δ VT 0 −

γ ⋅ δ VT'
1
(1 −
)
'
'
2 2φFP − VB
2 β R1(VDD − Vtune − VT ) + 1

(3.8)

The first term δVT 0 in (3.8) represents the threshold voltage shift of M1, while the
second term in (3.8) accomplishes the canceling effect resulting from the combination of
VT shift of M2 and the body bias circuit of M1. Thus, the overall VT shift of M1 due to
process variability and reliability degradation is reduced. The level of reduction is related
to the δVT' of M2, body effect coefficient γ , MOSFET structure coefficient β , and
resistor R1. To achieve an optimum resilience to the reliability, it is better to choose
larger R1 and M2 channel width.

3.2.2 Mobility Degradation
The mobility degradation results in a decrease in drain current. The drain current
of M1 is simplified as I D ≈ β (VGS − VT ) 2 / 2 , where β variation due to mobility
degradation is given by

δβ = C ox

W
δμ n
L

(3.9)

Clearly, β variation is linearly proportion to the electron mobility drift. The same
relationship also applies to β ' . The node voltage VB fluctuation due to mobility
degradation is simplified as δ VB ≈

∂VB '
∂V
δβ . Using (3.4) B' is derived below:
'
∂β
∂β
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2 R1(VDD − Vtune − VT' ) β ' R1
∂VB
1
=
(
−
∂β ' ( β ' R1) 2 2 2 β ' R1(VDD − Vtune − VT' ) + 1
2 β ' R1(VDD − Vtune − VT' ) + 1 ⋅ R1)
=
=

β ' R12 (VDD − Vtune − VT' ) − 2β ' R12 (VDD − Vtune − VT' ) − R1

'

(3.10)

( β ' R1) 2 2 β ' R1(VDD − Vtune − VT' ) + 1
− R1( β ' R1(VDD − Vtune − VT' ) + 1)
( β ' R1) 2 2 β ' R1(VDD − Vtune − VT' ) + 1

.

From the result in (3.10), one therefore finds δ VB as

δ VB = −

R1( β ' R1(VDD − Vtune − VT' ) + 1)
'

( β R1)

2

2 β R1(VDD − Vtune − V ) + 1
'

'
T

δ β'

(3.11)

Assuming β ' R1(VDD − Vtune − VT' ) >>1, (12) reduces to

VDD − Vtune − VT'
δ VB ≈ −
δ β'
'3
2 β R1

(3.12)

The threshold voltage variation in M1 due to body voltage fluctuation resulting
from the mobility degradation in M2 is approximately as

δ VT ≈ −

γ ⋅ δ VB
2 2φFP − VB

(3.13)

The drain current fluctuation subject to key transistor parametric drifts ( δβ and

δ VT ) is given by

δ ID =

∂I D
∂I
δβ + D δ VT
∂β
∂VT
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(3.14)

∂I D
∂I D
and
, a simple drain current equation
∂β
∂VT

In the derivation of

( ID ≈

β
(VGS − VT )2 ) is used. Thus,
2

∂I D 1
= (VGS − VT )2
∂β 2

(3.15)

∂I D
= − β (VGS − VT )
∂VT

(3.16)

Using (3.14), (3.15), and (3.16) one obtains the drain current variation as

1
2

δ I D = (VGS − VT ) 2 δβ − β (VGS − VT )δ VT

(3.17)

Combining (3.7), (3.12), and (3.17), the fluctuation of drain current of M1 is
expressed below

1
2

δ I D = (VGS − VT ) 2 δβ

− β (VGS − VT )

VDD − Vtune − VT'
γ
δ β'
'3
2 β R1
2 2φFP − VB

(3.18)

.

Note that the variation δβ reflects the fluctuation resulting from the electron
mobility degradation of M1. δβ ' represents the fluctuation caused by the electron mobility
degradation of M2. The reduction of M1’s mobility will decrease the drain current in M1,
while the reduction of M2’s mobility will increase the drain current in M1. To maximize
the canceling effect, larger value of R1 as well as larger size of M2 are expected.
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3.2.3 Tuning for Variability
The VT shift of M1 due to Vtune change is described as follows. From (4) the
body voltage values corresponding to the two different tuning voltages are determined by
the equations in (3.19) and (3.20). Here the VT of M2 is supposed to be constant.

VB1 = Vtune1 + V +
'
T

VB 2 = Vtune 2 + V +
'
T

where

Vtune1

and

Vtune 2

2β R1(VDD − Vtune1 − VT' ) + 1 − 1

(3.19)

β R1
2 β R1(VDD − Vtune 2 − VT' ) + 1 − 1

(3.20)

β R1

represent the two different tuning voltages.

The threshold voltage of M1 under the two different Vtune voltages can be
written as:

VT 1 = VT 0 + γ ( 2φFP − VB1 − 2φFP )

(3.21)

VT 2 = VT 0 + γ ( 2φFP − VB 2 − 2φFP )

The difference between two tuning voltage is marked as

ΔVT = VT 2 − VT 1

`

(3.22)

ΔVT .
(3.23)

Combining (3.21) to (3.23), the sensitivity of VT in M1 due to the tuning voltage
of the circuit is derived as
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1
2

1
2

ΔVT = γ [(2φ FP − VB 2 ) − (2φ FP − VB1 ) ]

(3.24)

A complete expression of (3.24) is complicated when substituting V B1 and VB 2
with (3.19) and (3.20). Using (3.24) and the PTM 65nm nMOSFET model parameters,
the relationship between the threshold voltage and tuning voltage is calculated and
plotted in Fig. 3.6.

Figure 3. 6. Normalized VT versus Vtune

The VT of M1 decreases linearly from 4.05% to -4.76% as Vtune increases from 0.2 V to 0.2 V. This property can serve as post-fabrication calibration to compensate for
the VT deviation of M1 due to process variability.
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3.3 Chapter Outline
The novel adaptive body biasing design scheme proposed in this chapter has the
advantage of immediate fit into the state-of-art RF circuits. Unlike scheme proposed by
other groups, the design does not affect the performance of the circuits. Further
performance enhancement will be examined by evaluation of the typical RF transceiver
circuits in the following chapters.
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CHAPTER FOUR: RF CLASS-AB POWER AMPLIFIER DESIGN
FOR VARIABILITY AND RELIABILITY

4.1 RF Class-AB Power Amplifier
Generally power amplifier (PA) can be classified by the operation mode of the
transistor into seven categories: A, AB, B, C, D, E, F. Class A, AB, B, C are
distinguished by their conduction angle. Class A PA has full conduction angle, while
class B PA has only half or 180 degree conduction angle. Class AB PA has the angle
between class A and class B. Class C PA has less than 180 degree conduction angle
during the operation. It is reported [83, 84] that class A PA has the highest linearity
performance while class C PA outputs highest power added efficiency. Class D, E, and F
are switching mode PA [85-88]. Due to the linearity operation requirement of most
commercial communication applications, class AB PA is the most popular one applied in
the RF transceiver architecture for civil and commercial application, which compromises
the power efficiency and linearity performance of power amplification.

4.1.1 Power Amplifier Performance Parameters
The most important parameters evaluating the performance of PA are gain, output
power, power added efficiency (PAE), and third order intercept point (IP3). PAE is
defined by (4.1).

PAE = 100 ⋅

POUT − PIN
PDC
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(4.1)

It differs from the most used efficiency description since it considers the input
drive power level, which is important when gain is low.
The third-order intercept point (TOI) is an important parameter reflecting the
device nonlinearity. When the signals passing the actual transistor are modulated
sinusoidal voltage waveforms (e.g., RF PA), MOSFET nonlinearities can be expressed in
terms of how they affect individual sine signal components. For example, say the input
voltage is the sine wave.
Vin (t ) = V cos(ωt )

(4.2)

The output signal can be written as
O[Vin (t )] = G ⋅ Vin (t ) − D3Vin3 (t ) + "

(4.3)

where cosine wave cubic can be expressed in (4.4)

cos3 (t ) =

3
1
cos(t ) + cos(3t )
4
4

(4.4)

The output wave is then deducted as (4.5)
O[Vin (t )] = (G ⋅ V −

V3
3
D3V 3 ) cos(ωt ) − ( D3 ) cos(3ωt )
4
4

(4.5)

The IIP3 point can be reached by equaling the first term to zero, that is the IP3
voltage for input signal as shown in (4.6). The IP3 is also illustrated in figure 4.1, which
is the intercept point of first order output and third order output signal.
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V2 =

4G
3D3

(4.6)

Figure 4. 1. IP3 illustration

4.1.2 Power Amplifier Design
A typical Class-AB PA is composed of input matching network, MOSFET
transistor, and output matching network as presented in figure 4.2. The input matching
network serves for the best input conjugate signal matching between input port and input
terminal of MOSFET. The output matching network tries to deliver the maximum power
to the load.

37

Figure 4. 2. PA stage description

The output matching network stage is usually tuned by load-pull instrument,
which is achieved by automatically search the impedance value in the smith impedance
chart. The corresponding PAE and output power contour are obtained by the load-pull
instrument as displayed in the smith chart. One example procedure is described in figure
4.3. Figure 4.3 (a) shows a sample ADS circuit simulation setup for load pull instrument.
The tuner will search the entire possible value in the smith chart as shown in Figure 4.3
(b). After the search and calculation, an output power and PAE contour plot are depicted
in Figure 4.3 (c). Once the optimum point is selected, the load impedance is settled
correspondingly. Constructing a load matching network that matches the calculated value
will lead to the PA with optimum output power and PAE.
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Figure 4. 3. Load-pull (a) ADS circuit setup; (b) search plane in smith chart; (c) PAE and output
power contour

4.2 RF Power Amplifier Performance Sensitivity
Both the fabrication process-induced fluctuation and time-dependent degradation
cause the MOSFET model parameter shifts. VT is the most significant parameter for the
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MOSFET suffering from variability and reliability degradations. Static post-fabrication
calibration and dynamic VT adjustment are considered using the resilient biasing design.
Fig. 4.4 shows a 24 GHz class-AB PA topology. The resilient biasing is circled in
this plot. The output matching network is tuned using ADS load-pull instrument to obtain
the optimum value. The 65 nm NMOS transistors are modeled by the PTM equivalent
BSIM4 model card. The transistor sizes, capacitor and inductor values, and supply
voltage are given in this figure.

Figure 4. 4. Schematic of a 24 GHz class-AB power amplifier with resilient biasing
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The P1dB, Psat, and ηadd of the PA without resilient biasing are 10.28 dBm, 10.96
dBm, and 34.25%, while the corresponding values of the resilient design shown in Fig.
4.4 reach 10.95 dBm, 11.34 dBm, and 29.44%, respectively. The matching network
remains the same between the two PA schematics.
Fig. 4.5 shows 20 overlapping samples of the output power and power-added
efficiency variations due to process fluctuation. It is observed from the Monte Carlo
simulations that a 10% of VT spread (STD/Mean) will lead to 1.11% Psat spread and
7.11% ηadd spread. It is also seen from the simulation that the ±0.2 V lead to 1.38% ~ 1.37% Psat deviation and 5.88% ~ -7.94% ηadd spread. The ±0.25 V Vtune correspond to
the 1.69% ~ -1.72% Psat deviation and 7.29% ~ -10.20% ηadd spread. So the spread fits
into the compensation range of the ±0.25 V Vtune for post-process calibration.
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Figure 4. 5. PA performance fluctuation of (a) output power and (b) power-added efficiency
versus input power

The power amplifiers with and without resilient biasing technique are compared.
The drain-source voltage of MOS transistor M2 is around 0.5 V, which is half of the
drain-source voltage of MOS transistor M1. Thus, the degradation rates of both
transistors may be different. Thus the impact of mismatch between the degradation or
aging rates of the two transistors is investigated. Fig. 4.6(a) shows normalized poweradded efficiency to normalized threshold voltage variation under various aging rate. The
resilient biasing reduces power-added efficiency of the whole PA due to the additional
DC power consumption of the biasing circuit branch. But with the aging of the MOS
transistor in the biasing circuit, the DC power of the biasing circuit branch reduces and
the power-added efficiency boosts significantly. It is also noted that the accelerated aging
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of MOS transistor M2 in the biasing circuit will lead to extra boosting of the poweradded efficiency. For the normalized Psat and P1dB variations shown in Fig. 4.6(b) and Fig
B

4.6(c), the resilient biasing design reduces the sensitivity of PSAT and P1dB against the
threshold voltage shift dramatically, especially for the output power at the 1dB
compression point (e.g., ΔP1dB/P1dB reduces from about -12% to -2% at ΔVT/VT = 21%).
Also the accelerated aging of MOS transistor M2 in the biasing circuit reduces the
sensitivity of the normalized Psat and P1dB. Fig 4.6(d) shows the linearity performance of
IIP3 sensitivity of the PA due to the threshold voltage shift. It is shown that the linearity
sensitivity of PA is reduced by the increased degradation of M2. So for reliability
degradation induced dynamic VT shift, the resilient biasing design helps improve the
reliability of the PA by cutting the sensitivity by three to four times for the normalized

Δηadd/ηadd (%)

output power at 1dB compression point and power-added efficiency.
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Figure 4. 6. Normalized (a) power-added efficiency variation, (b) Psat , (c) P1dB , and (d) IIP3
variation versus normalized VT shift considered various MOS aging rate

The reliability degradation also reduces the electron mobility, which is another
important parameter for drain current characteristic. Fig. 4.7(a) shows normalized poweradded efficiency versus normalized electron mobility reduction for PA with and without
resilient biasing design considered the degradation rate mismatches. The resilient biasing
scheme reduces the sensitivity of normalized power-added efficiency by more than 25%.
The faster aging of MOS transistor M2 in the biasing circuit is helpful in reducing the
sensitivity of power-added efficiency and boosting the drain efficiency. Fig. 4.7(b) and (c)
present the normalized Psat and P1dB variations versus normalized mobility shift under
B

various aging speed. The resilient design reduces the sensitivity of Psat and P1dB by 34.7%
and 83.9%, respectively. The accelerated degradation speed of MOS transistor M2 in
biasing circuit also helps reduce the sensitivity of Psat and P1dB to the electron mobility
46

degradation. For IIP3 shown in Fig 4.7(d), it appears the similar trend with the effort in
threshold voltage shift. The accelerated electron mobility degradation of MOS transistor
M2 will lead to less sensitivity of the PA IIP3 or linearity. The resilient biasing design is
obviously successful in reducing the power amplifier sensitivity against process
variations and reliability degradations.
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Figure 4. 7. Normalized (a) power-added efficiency, (b) Psat , (c) P1dB , and (d) IIP3 variation B

8versus normalized mobility shift considered various MOS aging speed.
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4.3 Chapter Outline
The novel resilient biasing design is applied to PA against process induced
variability and time-dependent reliability problems. At the mean while, the novel resilient
biasing design does not degrade PA performance. Analytical model of the resilient
biasing is developed for design insight. A 24 GHz class-AB power amplifier with
resilient biasing is compared with the PA without resilient biasing design. The RF circuit
simulation results show that the resilient biasing design is capable for post-process
calibration through small tuning range of voltage source. The adaptive scheme of the
design makes the power-added efficiency and output power at the 1dB compression point
much less sensitive to process- and stress-induced threshold voltage shifts. Also the
impact of MOS transistors aging mismatches on the PA performance sensitivity is
investigated. The accelerated degradation speed of MOS transistor in the biasing circuit is
helpful in reducing the performance sensitivity of PA in most cases. The resilient biasing
design makes the PA less sensitive to electron mobility shift for long term reliability.
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CHAPTER FIVE: RF LOW NOISE AMPLIFIER RESILIENT
DESIGN ANALYSIS

5.1 Low Noise Amplifier
In this chapter, we investigate the noise performance degradation of LNA. LNA is
the sensing block placed at the front-end of the RF receiver circuit [89, 90], which
amplifies the very weak input signal. Due to the weak input signal power level, the noise
power is close to the signal power. LNA would add minimum noise to the source while
amplify the signal. Thus, it is necessary for an LNA to boost the desired signal power
while adding as little noise and distortion as possible, so that the retrieval of this signal is
possible in the later stages in the system.

5.1.1 LNAPerformance Parameters
Noise figure (NF) and S21 are the major parameters evaluating the LNA
performance. NF is a measure of degradation of the signal-to-noise ratio (SNR), caused
by components in a RF signal chain. The noise figure is defined as the ratio of the output
noise power of a device to the portion thereof attributable to thermal noise in the input
termination at standard noise temperature T0 (usually 290 K). The noise figure is thus the
ratio of actual output noise to that which would remain if the device itself did not
introduce noise. The NF definition can be viewed in the following equation.

NF = 10 log(

SNRin
) = SNRin , dB − SNRout , dB
SNRout
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(5.1)

The NF is the noise factor (F) in dB:

NF = 10 log( F )

(5.2)

For cascading system, the total noise factor can be described by Friis’s Formula.

F = F1 +

F2 − 1 F3 − 1
Fn − 1
+
+"+
G1
G1G2
G1G2 "Gn

(5.3)

where Gn is the power gain of the n-th device.
S21 is the forward transmission gain with the output port terminated by
characteristic impedance of 50Ω. For a 2-port system, the definition of S-parameters is
described as the follows.
⎛ b1 ⎞ ⎛ S11
⎜⎜ ⎟⎟ = ⎜⎜
⎝ b2 ⎠ ⎝ S 21

S12 ⎞⎛ a1 ⎞
⎟⎜ ⎟
S 22 ⎟⎠⎜⎝ a2 ⎟⎠

(5.4)

where an is the incident power wave; bn is the reflected power wave.
The bigger S21 the larger the signal gain is obtain through the LNA stage. There
are also other parameters like S11 in the design of LNA, which together will lead to
optimized LNA topology.

5.1.2 Narrow Band LNA Topology
Simplified schematics of typical single-stage cascode LNA is shown in figure 5.1.
The topologies utilize inductive degeneration for input matching to 50 Ω . Source
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degenerated inductive matching has the benefit of low noise. At the mean time, source
degeneration also improves the linearity by forming a negative series feedback.

Figure 5. 1. Single-stage cascode LNA schematic

In single-stage LNA of figure 5.1, the impedance seen through the drain of M1
could be modeled by Rp in parallel with Cp, as shown in figure 5.2. At high frequencies,
the parasitic capacitance at the drain node of M1 significantly reduces the overall
impedance to ground and thus raises the noise contribution from cascode transistor.
Ignoring Cgd, the input impedance Zin is given by
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Z in ≅

1
g L
+ s ( Ls + Lg ) + m s
sC gs
C gs

(5.5)

Figure 5. 2. Input impedance seen at the gate of the cascode transistor.

To improve the noise performance of the cascode design, the parasitic capacitance
at the drain of M1 is resonated out by adding an inductor to the source of casode. This
improves the noise performance of the cascode considerably, as shown in figure 5.1. This
inductor should be sized carefully in order to resonate the unwanted capacitances at the
desired frequency of operation.
There are also a lot of design guidelines for narrowband LNA such as power
constrained LNA in Lee’s book [91], which helps the understanding of LNA circuit.
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5.2 LNA Resilient Design

5.2.1 Threshold Voltage Shift to Noise
The small fluctuation in transconductance will result in small variation in NFmin.

δNFmin = − πK f f (C gs + C gd )

RG + RS
⋅ δg m
g m3

(5.6)

Transconductance of transistor is
g m = β(VGS − VT )

β = u n ⋅ C ox

(5.7)

W
L is MOSFET structure dimension and material related coefficient

marked here for simplification.
The transistor transconductance small variation caused by small variation of VT is
given in (5.8).
δg m = −β ⋅ δVT

(5.8)

Combining (5.6) and (5.8), the small variation in VT will lead to NFmin
fluctuation.

δNFmin = π ⋅ β ⋅ K f ⋅ f (C gs + C gd ) ⋅

54

RG + RS
⋅ δVT
g m3

(5.9)

The KCL to solve ‘VB’ can be listed as (5.10) and (5.11). All the variables can be
referenced from circuit schematic in figure 1.

I R1 =

β
(V B − VGND − VT' ) 2
2

(5.10)

I R1 ⋅ R1 + VB = V DD

(5.11)

'
where VT is the VT of ‘M2’.

From (5.10) and (5.11), node voltage VB is solved.

β ⋅ R1
(V B − VGND − VT' ) 2 + V B = V DD
2

V B = Vtune + V +
'
T

(5.12)

2 β ⋅ R1(V DD − VGND − VT' ) + 1 − 1
β ⋅ R1

(5.13)

'

The small shift of VT will cause fluctuation in VB as solved in previous equation.

δV B = δVT' 1 −

δVT' 1
2 β ⋅ R1(V DD − VGND − VT' 1 ) + 1

(5.14)

Due to the body effect, the VT of ‘M1’ can be described by (5.15).
VT = VT 0 + γ 2φ FP − V B

where

γ = 2qε si N sub / C ox

represents Fermi potential;

N sub

is body effect coefficient of ‘M1’;

(5.15)

φ FP =

is the p-substrate doping concentration.
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kT N sub
ln
q
ni

The VT shift of ‘M1’ due to degradation of both ‘M1’ and ‘M2’ transistor can be
modeled by variable

VT 0

and V B from (5.15).

δVT = δVT 0 −

γ ⋅ δVB
2 2φ FP − VB

(5.16)

Combining (5.13) and (5.16), the VT shift approximation can be described.

δVT = δVT 0 −

1
γ ⋅ δVT'
)
⋅ (1 −
2 2φFP − VB
2 β ⋅ R1(VDD − VGND − VT' 1 ) + 1

(5.17)

The first term δVT 0 in (5.17) represents the VT shift of ‘M1’ while the second
term achieves the canceling effect resulting from the combination of VT shift of ‘M2’ and
the body bias circuit design. So the overall VT shift of MOSFET ‘M1’ due to reliability
degradation is reduced. The reduction in the VT shift of ‘M1’ or the second term is related
'
to the ‘M2’ VT shift δVT , body effect coefficient γ , and MOSFET structure coefficient

β , and resistor R1. To make the second term bigger in order to achieve optimum
resilience to the reliability, it is better to choose larger R1 resistance and ‘M2’ size. It is
also observed that the more sever the ‘M2’ is degraded, the smaller the overall VT shifts.
From (5.17), the smaller overall VT shifts will lead to the smaller NFmin fluctuation.

5.2.2 Mobility Degradation to Noise
The μn shift will result in the drain current variations. The drain current
fluctuation will also cause small variation in transistor transconductance.
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δg m =

gm
⋅ δI D
2⋅ ID

(5.18)

So NFmin can be affected by the μn seen from (5.6), (5.7), and (5.18). In order to
minimize the fluctuation of NFmin, drain current variation need to be minimized.
The drain current of ‘M1’ can be written as

ID =

β
(VGS − VT ) 2
2

(5.19)

where β variation due to μn degradation is

δβ = C ox

W
⋅ δμ n
L

(5.20)

Thus β is linearly proportion to the μn. The mobility degradation of ‘M2’ will
cause node voltage VB fluctuation observed from (5.13).

δV B = −

R1( β ' ⋅ R1(V DD − VGND − VT' 1 ) + 1)
2 β ⋅ R1(V DD − VGND − V ) + 1
'

'
T1

⋅ δβ '
(5.21)

With assumption of
β ' ⋅ R1(V DD − VGND − VT' 1 ) >>1
(5.21) can be simplified into

δVB = − R1⋅

β ' ⋅ R1(VDD − VGND − VT' 1 )
⋅ δβ '
2
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(5.22)

According to (5.16), the node voltage fluctuation leads to the VT fluctuation of
‘M1’.

δVT = −

γ ⋅ δVB
2 2φ FP − V B

(5.23)

Thus mobility degradation of ‘M1’ and ‘M2’ will cause drain current fluctuation.

δI D =

δβ
(VGS − VT ) 2 − β (VGS − VT ) ⋅ δVT
2

(5.24)

Combining (5.22), (5.23), and (5.24), the fluctuation of drain current of ‘M1’ can
be expressed in (5.25).

δI D =

δβ
2

γ ⋅ R1 ⋅
(VGS − VT ) 2 − β (VGS − VT ) ⋅

β ' ⋅ R1(VDD − VGND − VT' 1 )
⋅ δβ '
2
2 2φFP − VB

(5.25)

where the structure coefficient variation δβ reflects fluctuation caused by

n

'
degradation of ‘M1’; δβ reflects the fluctuation caused by electron mobility degradation

of ‘M2’.
Thus, these two variables change the drain current in opposite directions. The
reduction of ‘M1’

n will decrease the current, while the reduction of ‘M2’ μn will

increase the current according to (5.25). To maximize the canceling effect, large R1 and
‘M2’ size is expected. This is the same effort in maximizing the resilience to VT
degradation. So the adaptive body biasing design works for both device parameter
degradations.
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5.3 Small Signal Analysis

5.3.1 Minimum Noise Figure
The noise factor is a measure of the degradation in signal-to-noise ratio that a system
introduces. Equation (5.26) expresses the noise factor defined in the two-port network
with noise sources and a noiseless circuit [91]. The noise figure is the noise factor
expressed in decibels. The noise factor is written as

F=

is2 + in + (Yc + Ys )en

2

is2

= 1+

in2 + | Yc + Ys |2 en2
is2

(5.26)

where is is the noise current from the source, Ys is the source admittance, in is the device
noise current, en is the device noise voltage, and Yc is the correlation admittance.
For n-channel MOS transistor M1 at high frequency, the small-signal equivalent
circuit model with noise currents is displayed in Fig. 5.3. The 1/f flicker noise is ignored
at high frequency. The nMOSFET consists of the drain current noise and gate noise. The
drain current noise and gate noise in Fig. 5.3 can be written as [92, 93]
2
ind
1 = 4 kT γ 1 g d 01Δf

2
ng 1

i

= 4kTθ

ω 2Cgs2 1
5 g d 01

(5.27)

Δf

(5.28)

where k is the Boltzmanns’ constant, T is the absolute temperature, ω is the radian
frequency, gd01 is the output conductance of M1, Cgs1 is the gate-source capacitance of
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M1, Δf is the offset frequency, γ = 2/3 for long channel MOSFET and can be 2 to 3 times
larger in short-channel devices, and θ is the gate noise coefficient.

Figure 5. 3. nMOSFET noise model

For the DFR biasing circuit, the drain of nMOSFET M2 is shorted to its gate as
seen in Fig. 5.4. Thus, the noise looking into the node B consists of the two noise sources
R1 and M2 drain current noise. The resistor R1 thermal noise and M2 drain current noise
are modeled as:

iR21 = 4kT

1
Δf
R1

2
ind
2 = 4 kT γ 2 g d 02 Δf

(5.29)

(5.30)

where gd2 is the output conductance of M2. Thus, the total mean squared noise voltage is
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eB21 = 4kT

R1
Δf .
1 + R1γ 2 g d 02

(5.31)

Figure 5. 4. DFR biasing circuit noise model

The reflected drain current noise due to noise voltage in the body node is
determined by a ratio of body transconductance gmb1.

2
inB
1 = 4kT

R1
2
g mb
1Δf
1 + R1γ 2 g d 02

(5.32)

Due to the body effect of M1, the drain current noise is a combination of noise
originated from the drain current and reflected from the body node B.
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⎡
⎤
R1
2
2
2
in21 = inB
g mb
1 + ind 1 = 4 kT ⎢
1 + γ 1 g d 01 ⎥ Δf
⎣1 + R1γ 2 g d 02
⎦

(5.33)

The noise can be reflected back to the input gate of M1 by gm1.

en21 =

2
⎡
in21
g mb
γ 1 g d 01 ⎤
R1
1
kT
4
=
+
⎢
⎥ Δf
2
2
g m2 1
R
γ
g
g
g
1
1
+
m1 ⎦
2 d 02
m1
⎣

(5.34)

The equivalent input noise voltage is completely correlated with the drain current
noise. Thus, the noise resistance is
2
en21
g mb
γ 1 g d 01
R1
1
=
+
Rn1 =
4kT Δf 1 + R1γ 2 g d 02 g m2 1
g m2 1

(5.35)

The equivalent input noise voltage generator by itself does not fully account for
the drain current noise. A noisy drain current also flows when the input is open-circuited.
Under this condition, the equivalent input voltage obtained from dividing the drain
current noise by the transconductance. When multiplying the input admittance, en21 gives
an equivalent input current noise as

in21' = en21 ( jωC gs1 ) 2

(5.36)

Here, it is assumed that the input admittance of M1 is purely capacitive, which is
good approximation when the operating frequency is below the cutoff frequency.
The drain noise and gate noise of M1 is correlated with a correlation coefficient c1
defined as

62

ing1 ⋅ in*1

c1 =

(5.37)

ing2 1 ⋅ in21

The total equivalent input current noise consists of the reflected drain noise and
the induced gate current noise. The induced gate noise current itself has two parts. One
part, ingc1, is fully correlated with the drain current noise of M1, while the other, ingu1, is
uncorrelated with the drain current noise. The correlation admittance is expressed as
follows:

Yc =

in1' + ingc1

= jωC gs1 +

en1

= jωC gs1 + g m1

ingc1
en1

ingc1

(5.38)

in1

The last term must be manipulated in terms of cross-correlations by multiplying
both numerator and denominator by the conjugate of the drain current noise:

g m1

ingc1
in1

= g m1

ingc1 ⋅ in*1
in1 ⋅ in*1

= g m1

ing1 ⋅ in*1

(5.39)

in21

Using the above equation, the correlation admittance can be rewritten as

Yc = jωCgs1 + g m1

ing1 ⋅ in*1

= jωCgs1 + g m1

in21
ing1 ⋅ in*1
2
ng 1

i

2
n1

i
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ing2 1
in21

= jωCgs1 + g m1c1

2
ing
1

in21

(5.40)

Inserting (5.28) and (5.33) into (5.40) yields

Yc = jωCgs1 + g m1c1

= jωCgs1 + ωCgs1

θ
2
mb1
2

g 5 g m2 1
5 g m2 1
R1
+ γ 1 g d 01 2 2
ω Cgs1
1 + R1γ 2 g d 02 ω Cgs2 1
c1
5

(5.41)

θ
2
R1g mb
1
+ γ 1 g d 01
1 + R1γ 2 g d 02

Note that the correlation coefficient c1 is purely imaginary [91]. Thus, Gc (the real
part of Yc) equals zero. Using the definition of the correlation coefficient, the expression
of the gate induced noise is written as

2
ng 1

i

⎛ θω2Cgs2 1 | c1 |2 θω2Cgs2 1 (1− | c1 |2 ) ⎞
= (ingc1 + ingu1 ) = 4kT Δf ⎜
+
⎟⎟ . (5.42)
⎜
5
g
5 g d 01
d 01
⎝
⎠
2

Thus, the uncorrelated portion of the gate noise is

θω2Cgs2 1 (1− | c1 |2 )
iu21
Gu1 =
=
.
4kT Δf
5 g d 01

(5.43)

The minimum noise figure is given by

Fmin = 1 + 2 Rn1 ⎡⎣Gopt + Gc ⎤⎦ ≈ 1 + 2 Rn1

Gu1
Rn1

2
⎡
⎤
R1g mb
2 ωCgs1
1
= 1+
θ(1− | c |2 ) ⎢
+ γ1 ⎥
5 g m1
⎣ (1 + R1γ 2 g d 02 ) g d 01
⎦

Using (5.44) the minimum noise figure fluctuation is derived as
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(5.44)

ΔFmin = −

2
⎤
R1g mb
2 ωC gs1
2 ⎡
1
θ
−
+ γ1 ⎥ Δg m1
c
(1
|
|
)
⎢
2
5 g m1
⎣ (1 + R1γ 2 g d 02 ) g d 01
⎦

2 ωCgs1
+
5 g m1

−

1 ωCgs1
5 g m1

1 ωC gs1
−
5 g m1

θ(1− | c |2 ) R1g mb1
(1 + R1γ 2 g d 02 ) g d 01

2
⎤
R1g mb
2 ⎡
1
θ(1− | c | ) ⎢
+ γ1 ⎥
⎣ (1 + R1γ 2 g d 02 ) g d 01
⎦

Δg mb1

2
θ(1− | c |2 ) R1g mb
1

⎡
⎤
R1g
+ γ1 ⎥
(1 + R1γ 2 g d 02 ) g d 012 θ(1− | c |2 ) ⎢
⎣ (1 + R1γ 2 g d 02 ) g d 01
⎦
2
mb1

2
θ(1− | c |2 ) R1g mb
1 R1γ 2

(1 + R1γ 2 g d 02 ) 2 g d 01

2
⎡
⎤
R1g mb
1
θ(1− | c |2 ) ⎢
+ γ1 ⎥
⎣ (1 + R1γ 2 g d 02 ) g d 01
⎦

Δg d 01

Δg d 02

(5.45)
In (5.45) the second term leads to the reduction of minimum noise figure
sensitivity due to the body effect of MOSFET M1.

5.3.2 Small-Signal Gain
Small-signal gain S21 is related to the transconductance and gate-drain capacitance of
M1. A detailed derivation of small-signal model is given in the following.

S 21 =

−2Y21 Z 01Z 02
Δ1

Δ1 = (1 + Y11Z 01 )(1 + Y22 Z 02 ) − Y21Z 01Y12 Z 02

(5.46)

(5.47)

In the following discussion, we will see how Y21 fluctuates due to
transconductance variation. Firstly, high frequency small-signal model for nMOSFET is
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shown in Fig 5.5(a). When the node D is tied to the ground terminal S, Fig. 5.5(a) reduces
to Fig. 5.5(b).

(a)

(b)

Figure 5. 5. (a) High frequency small-signal model of nMOSFET; (b) simplified equivalent
circuit for Y21 derivation.
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Y21 for single nMOSFET without body effect is derived from Fig. 5.5(b). In Fig.
5.5 V1 refers to Vgs in terminal 1 (between G and S) and V2 refers to Vgd in terminal 2
(between D and S). Using Fig. 5.5(b) Y21 without body biasing is given by

Y21 ( f ) =

i2 ( f )
|V =0 = − jωCgd + g m
V1 ( f ) 2

(5.48)

Thus, the transconductance fluctuation results in Y21 variation:

ΔY 21( f ) = Δgm

(a)

67

(5.49)

(b)

Figure 5. 6. (a) High frequency small-signal model of nMOSFET with body terminal and (b)
small-signal model for Y21 derivation including substrate biasing circuit.

Fig. 5.6(a) shows small-signal model for nMOSFET with body bias terminal.
When D of M1 is tied to ground with S of both M1 and M2 in the substrate biasing
circuit in Fig. 1, a simplified equivalent circuit model is displayed in Fig. 5.6(b). Using
Fig. 5.6(b) one can write the current i2
i2 = g mV1 + g mb1V2 − V1 jωCgd 1 .
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(5.50)

At the node B in Fig. 5.6(b) the KCL equation results in

V2 jω (Csb1 + Cdb1 ) + V2 jω (Cgs 2 + Cds 2 ) + g m 2V2 +

V2
= (V1 − V2 ) jωCgb1
R1|| ro 2
(5.51)

Combining (5.50) and (5.51), Y21 is obtained:

Y21 ( f ) =

jωC gb1 g mb1
i2 ( f )
|V2 '= 0 = − jωC gd 1 + g m1 +
V1 ( f )
jωCtot + g m 2 + R1||1ro 2

(5.52)

where Ctot = Csb1 + Cdb1 + Cgs 2 + Cds 2 .
Note that V2’ in (5.52) represents what V2 means in (5.48).
From (5.53) one can derive the fluctuation of Y21 as a function of gm1, gmb1, and
gm2 as

ΔY21 ( f ) = Δg m1 −

jωC gb1 g mb1
( jωCtot + g m 2 + R1||1ro 2 )

2

Δg m 2 +

jωC gb1
jωCtot + g m 2 + R1||1ro 2

Δg mb1

(5.53)

The second term in (5.53) will reduce Y21 sensitivity due to M2 in the DFR design.
However, the third term in (5.53) due to the body effect of M1 will increase the
fluctuation of Y21. Thus, the transconductance of M2 helps reduce Y21 sensitivity, while
the body transconductance of M1 may degrade Y21 sensitivity. Examining (5.45) and
(5.53) together, the best sensitivity of noise figure and small-signal gain subject to body
bias cannot be obtained simultaneously.
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5.4 LNA Degradation Resilience
A narrow-band cascode LNA designed at 24 GHz with adaptive body biasing is
shown in Fig. 5.7. The main input transistor (M1) is connected with source degenerated
inductor for better input matching and noise reduction. The cascode transistor (M3)
provides the output to input isolation. All n-channel transistors are modeled using the
PTM 65 nm technology [12]. The inductor values, MOS channel widths, and R1 are
given in Fig. 5.7. VDD = 1.0 V, Vbias = 0.7 V, and Rbias = 5 kΩ. The NF, NFmin, and S21 of
the LNA without resilient biasing are 1.414 dB, 1.226 dB, and 12.124 dB at 24 GHz,
while the corresponding values of the resilient design are 1.369 dB, 1.327 dB, and 11.531
dB, respectively.
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Figure 5. 7. A cascode low-noise amplifier with adaptive substrate biasing

Figs. 5.8 and 5.9 and show Monte Carlo simulation of the NF, NFmin, and S21
sensitivity subject to process variability. Monte Carlo simulation results demonstrate that
a 10% of VT spread (STD/Mean) for the LNA without substrate biasing scheme yields
6.63% NF spread and 5.58% NFmin spread. A 10% of VT spread (STD/Mean) of the LNA
with adaptive substrate biasing gives 3.85% NF spread and 3.52% NFmin spread.
Comparing Fig. 5.8 and Fig. 5.9 it is apparent that the adaptive body biasing reduces the
process variation effect significantly. It is also obtained that the ±0.2 volt Vtune
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corresponds to the +5.41% to -4.16% NF deviation and +5.20% to -3.92% NFmin
deviation. This spread fits into the compensation range for post-process Vtune calibration.
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Figure 5. 8. Monte Carlo simulation of the LNA without substrate biasing technique
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Figure 5. 9. Monte Carlo simulation of the LNA with the substrate biasing technique
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The reliability effect such as threshold voltage shift and mobility degradation on
the LNA with or without adaptive substrate biasing is further evaluated. Figure 5.10
shows the normalized NF and NFmin to normalized threshold voltage shift for the original
LNA compared to LNA with adaptive biasing design at different degradation or aging
rate. Since both Vds of the input MOS transistor and the transistor in biasing circuit is
around 0.5 V, the MOS transistor in the biasing circuit is under similar stress as the input
MOS transistor. But the different degradation rate is also investigated to include the
possibility of various aging in the real chip. As seen in Fig. 5.10 the adaptive body
biasing reduces the variation of normalized NF and NFmin significantly. Also with the
degradation of the biasing MOS transistor faster than the input MOS transistor, the
sensitivity of LNA NF and NFmin to the threshold voltage is further reduced.
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Figure 5. 10. Normalized (a) NF and (b) NFmin versus normalized VT shift of the original LNA
compared to the LNA with adaptive body biasing at different degradation rate

Figure 5.11 shows the normalized NF and NFmin variation versus normalized
mobility degradation for the original LNA compared to the LNA with adaptive body
biasing at different degradation rate. The adaptive body biasing also reduces the
sensitivity of normalized NF and NFmin against mobility degradation, though its effect is
not as large as that in threshold voltage shift. With the faster aging rate of MOS transistor
in the biasing circuit, the sensitivity of LNA to the mobility shift is slightly reduced.

74

0

ΔNF/NF (%)

-1
-2
-3
Original LNA
Resilient biasing with 50% aging speed
Resilient biasing with same aging speed
Resilient biasing with 200% aging speed

-4
0

5

10

15

20

−Δμn/μn (%)
(a)

0.5

ΔNFmin/NFmin (%)

0.0
-0.5
-1.0
-1.5
-2.0
-2.5
Original LNA
Resilient biasing with 50% aging speed
Resilient biasing with same aging speed
Resilient biasing with 200% aging speed

-3.0
-3.5
0

5

10

15

20

−Δμn/μn (%)
(b)
Figure 5. 11. Normalized (a) NF and (b) NFmin versus normalized μn degradation of the
original LNA compared to the LNA with adaptive body biasing at different degradation rate
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The small-signal gain sensitivity versus VT shift considered different aging rate is
examined in Fig. 5.12. In this figure the adaptive substrate biasing does not help reduce
S21 sensitivity as indicted by Eq. (5.53). Figure 5.13 displays normalized S21 sensitivity
versus mobility degradation for the LNA with or without adaptive biasing scheme
considered different aging rate. The adaptive body biasing increases the S21 sensitivity
slightly subject to electron mobility degradation.
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Figure 5. 12. Gain sensitivity versus threshold voltage shift considered different aging rate
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Figure 5. 13. Gain sensitivity versus electron mobility variation considered different aging rate

5.4 Chapter Outline
The adaptive body biasing technique is proposed for CMOS RF LNA against
process variation and device reliability degradation. Small-signal equivalent circuit
models including body biasing effect for noise and gain analysis have been developed.
The LNA performances with adaptive body biasing considered different aging rate are
compared with those of the LNA without body biasing technique. The adaptive body
biasing makes the LNA more resilient to process variations as demonstrated by Monte
Carlo simulation. The adaptive body biasing also reduces noise figure and minimum
noise figure sensitivity against device aging such as threshold voltage shift and mobility
degradation. The impact of various MOS transistors degradation mismatches on LNA
performance degradation is studied. It is observed that with the faster aging of biasing
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circuit, the sensitivity of LNA is further reduced. The body biasing, however, does not
help reduce small-signal gain sensitivity.
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CHAPTER SIX: CONCLUSIONS

6.1 Accomplishment
In this work, a novel adaptive body biasing design is proposed for RF transmitter
and receiver circuits. With the semiconductor industry entering submicron regime, the
active transistor is more sensitive to the process fluctuation such as random doping
profile. Also the device is more vulnerable to electric and thermal stress induced
reliability degradation like hot electron, TDDB, and BTI. The deviation of device
behavior will lead to the whole RF circuit performance degradation as presented in many
previous research works [94-100]. After the background introduction and some premium
simulation results about device random doping fluctuation, a novel adaptive body biasing
scheme is presented. The theory of negative feedback is applied in the design of such
biasing topology. Analytical model is deducted in explaining the reason why such design
helps the RF circuits robust against long term stress induced degradation. Case by case
study of different RF circuit modules are investigated such as class-AB RF PA and LNA
using PTM 65 nm technology device. After the mathematic modeling and simulation
comparison between the circuits with the biasing scheme and the original circuits, the
improvement in the performance against degradation is observed. Generally speaking, the
adaptive body biasing scheme helps reduce the major performance sensitivity of most RF
circuits. Performance robustness enhancement includes the parameters like Pout, IIP3,
and PAE of PA, NF and S21 of LNA. For example, the Pout and PAE of PA are about
50% less sensitive to the VT shift and 25% less sensitive to electron mobility degradation.
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For LNA, the sensitivity of majority parameters are reduced as described in previous
chapters. So the novel design succeeds in helping the RFICs against the device
degradation and making the circuit more robust and healthy. The situation of possible
various stress induced device degradation mismatches has been studied. It is shown that
the accelerated aging speed of MOS transistor in the biasing circuit further reduces the
performance sensitivity of PA and LNA.

6.2 Future Work
The work in this dissertation is not full picture yet. Further lab sample should be
fabricated for real sample test and comparison for reliability degradation resilience.
Performance for different circuits should be measured from these experiments to support
the theory and simulations done in this work. Also there will be a lot fabrication issue
beyond expectation, especially process and model related issues. While in the process of
overcoming the difficulty of process, novel ideas will emerge.
Further topology optimization like better biasing structure need to be considered
for specific application, for example, high frequency power amplification application.
Also smaller chip size, cheaper on cost, and better RF FOM is the important design
considerations in the RFIC optimization.
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APPENDIX A: MICROWAVE NETWORK
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Scattering parameters (S –parameters) is utilized in the description of the microwave
network, which describe the property of the network based on the incident power waves
and reflected power wave from the ports. Y-parameters are another set of parameters used
to describe the electric network based on the voltages and currents at the ports.
The definition of Y-parameters and S-parameters for two-port network is:

b1 = S11a1 + S12 a2

(A1)

b2 = S 21a1 + S 22 a2

(A2)

where, a1, a2 are incident power wave;b1, b2 are reflected power wave; usually
characteristic impedance of 50Ω is assumed.
The transformation between Y21 and S-parameters for two-port network used in the
work [101-103] is:

S 21 =

−2Y21 Z 01Z 02
Δ1

Δ1 = (1 + Y11Z01 )(1 + Y22 Z02 ) − Y21Z01Y12 Z02
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(A3)

(A4)

APPENDIX B: LOAD-PULL INSTRUMENT
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The load-pull instrument is the common method to achieve optimum output
power and power added efficiency for RF power amplifier. The load-pull automatically
searches the optimum load impedance plane through smith chart for the PA to reach a
contour output power and efficiency plot. A sample load-pull setup in ADS is shown in
the following. The LoadTuner will automatically calculate the contour plot in smith chart,
which the designers can pick up the optimum value for their own design specification.

I_Probe
Is_low

I_Probe
Is_high

Vs_low
V_DC
SRC2
Vdc=Vlow

L
L
I_Probe L1
L2
ID_FET1
L=1 uH
L=1 uH
R=
R=

VD_FET1

P_1Tone
PORT1
Num=1
Z=Z_s
P=dbmtow (Pavs)
Freq=RFfreq

C
C1
C=1.0 uF

Vs_high
V_DC
SRC1
Vdc=Vhigh
C
C2
C=1.0 uF

MOSFET_NMOS
MOSFET1
Model=MOSFETM1
Length=0.18 um
Width=100 um {t}
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I_Probe
Iloadvload
S1P_Eqn
S1
S[1,1]=LoadTuner
Z[1]=Z0

APPENDIX C: PTM BSIM4 MODEL CARD
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The predictive technology model (PTM) developed by Arizona State University
[12] provides accurate, customizable, and predictive model files for future transistor and
interconnect technologies. These predictive model files are compatible with standard
circuit simulators, such as SPICE, and scalable with a wide range of process variations.
A complete nMOSFET 65nm BSIM4 model card used in this work is attached in
the following.
* PTM 65nm NMOS
.model nmos nmos level = 54

+version = 4.0

binunit = 1

paramchk= 1

mobmod = 0

+capmod = 2

igcmod = 1

igbmod = 1

geomod = 1

+diomod = 1

rdsmod = 0

rbodymod= 1

+permod = 1

acnqsmod= 0

+tnom = 27

toxe = 1.85e-9

toxp = 1.2e-9

epsrox = 3.9

wint = 5e-009

+dtox = 0.65e-9
+ll

=0

wl

=0

trnqsmod= 0

lln

=1

wln

+lw

=0

ww

=0

lwn

+lwl

=0

wwl

=0

xpart = 0

+xl

= -30e-9

+vth0 = 0.423
+k3b

=0

k1
w0

rgatemod= 1

= 0.4
= 2.5e-006

k2

=1

= 0.01

dvt0 = 1
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toxm = 1.85e-9
lint = 5.25e-009
=1

wwn

=1

toxref = 1.85e-9

k3

=0

dvt1 = 2

+dvt2 = -0.032
+dsub

dvt0w = 0

= 0.1

dvt1w = 0

minv = 0.05

+dvtp1 = 0.1

voffl = 0

lpe0 = 0

+ngate = 2e+020

dvt2w = 0
dvtp0 = 1.0e-009

lpeb = 0

ndep = 2.54e+018 nsd

xj

= 1.96e-008

= 2e+020

phin = 0

+cdsc = 0.000

cdscb = 0

cdscd = 0

+voff = -0.13

nfactor = 1.9

eta0 = 0.0058

etab = 0

+vfb

= -0.55

u0

ua

ub

+uc

=0

vsat = 124340

+a1

=0

a2

+keta

= 0.04

= 0.0491

= 1.0

dwg

+pvag = 1e-020

delta = 0.01

=5

pdits = 0.08
rdsw = 165

+rdswmin = 0
+prwb = 6.8e-011
+beta0 = 30

=0
dwb

pdiblc2 = 0.001

+rsh

=0

= 1.2e-018

ags
b1

=0

= 1e-020

=0
pclm = 0.04

pdiblcb = -0.005

drout = 0.5

pscbe1 = 8.14e+008 pscbe2 = 1e-007
pditsd = 0.23
rsw

rdwmin = 0
wr

= 1.0

b0

+pdiblc1 = 0.001

+fprout = 0.2

= 6e-010

a0

=0

cit

=1

agidl = 0.0002

= 85

pditsl = 2.3e+006
rdw

rswmin = 0

= 85
prwg = 0

alpha0 = 0.074

alpha1 = 0.005

bgidl = 2.1e+009

cgidl = 0.0002

+egidl = 0.8

+aigbacc = 0.012

bigbacc = 0.0028

cigbacc = 0.002

+nigbacc = 1

aigbinv = 0.014

bigbinv = 0.004

+eigbinv = 1.1

nigbinv = 3

aigc = 0.012

+cigc = 0.002

aigsd = 0.012

bigsd = 0.0028
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cigbinv = 0.004
bigc = 0.0028
cigsd = 0.002

+nigc = 1

poxedge = 1

+xrcrg1 = 12

pigcd = 1

xrcrg2 = 5

+cgso = 1.5e-010

cgdo = 1.5e-010

cgbo = 2.56e-011 cgdl = 2.653e-10

+cgsl = 2.653e-10 ckappas = 0.03
+moin = 15

noff = 0.9

+kt1

= -0.11

kt1l = 0

+ua1

= 4.31e-009 ub1

+at

kt2

= 0.022

ute

= -1.5

= -5.6e-011 prt

=0

tnoimod = 0

jsws = 1e-011

+ijthsfwd= 0.01

ijthsrev= 0.001

= 0.0001

jswd = 1e-011

+ijthdfwd= 0.01

ijthdrev= 0.001

+pbs

acde = 1

voffcv = 0.02

= 7.61e-018 uc1

= 0.0001

+jsd

ckappad = 0.03

= 33000

+fnoimod = 1

+jss

ntox = 1

=1

cjs

= 0.0005

+cjsws = 5e-010

mjsws = 0.33

+mjswgs = 0.33

pbd

+pbswd = 1
+cjswgd = 5e-010
+tpbsw = 0.005

jswgs = 1e-010
bvs

bvd
mjs

cjswd = 5e-010
mjswgd = 0.33

= 10

= 0.5

mjswd = 0.33
= 0.005

tpbswg = 0.005
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=1

pbsws = 1

= 0.0005

tpb

njd

xjbvd = 1

pbswgs = 1
cjd

=1

xjbvs = 1

jswgd = 1e-010

=1

tcjsw = 0.001

= 10

njs

cjswgs = 3e-010
mjd

= 0.5

pbswgd = 1
tcj

= 0.001

tcjswg = 0.001

+xtis = 3

xtid = 3

+dmcg = 0e-006

dmci = 0e-006

dmdg = 0e-006

+dwj

xgw

xgl

= 0.0e-008

+rshg = 0.4

= 0e-007

gbmin = 1e-010

+rbps = 15

rbdb = 15

= 0e-008

rbpb = 5
rbsb = 15
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dmcgt = 0e-007

rbpd = 15
ngcon = 1
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